Abstract-Resistive switching memory (RRAM) features many optimal properties for future memory applications that make RRAM a strong candidate for storage-class memory and embedded nonvolatile memory. This paper addresses the cyclinginduced degradation of RRAM devices based on a HfO 2 switching layer. We show that the cycling degradation results in the decrease of several RRAM parameters, such as the resistance of the low-resistance state, the set voltage V set , the reset voltage V reset , and others. The degradation with cycling is further attributed to enhanced ion mobility due to defect generation within the active filament area in the RRAM device. A distributed-energy model is developed to simulate the degradation kinetics and support our physical interpretation. This paper provides an efficient methodology to predict device degradation after any arbitrary number of cycles and allows for wear leveling in memory array.
usually dictated by negative set, or breakdown during the reset process [16] . The cycling endurance was shown to be controlled by the largest voltage V stop applied during the negative reset pulse. However, the RRAM device degradation during cycling before the endurance failure is far less understood.
This paper studies the cycling-induced degradation of HfO 2 RRAM device arranged in a one-transistor/one-resistor (1T1R) structure. We show that the cycling degradation leads to a decrease of several RRAM parameters, such as the resistance of the low-resistance state (LRS), the set voltage V set , the reset voltage V reset , and the corner voltage V corner , defined as the voltage for which the switching speed becomes comparable with the inherent RC delay time in the 1T1R structure. The decrease of V corner with the number of cycles N C provides evidence for an enhancement of ion migration mobility with degradation. The increased ion mobility can be attributed to the decrease of energy barrier E A0 for defect migration in the switching region. We show that V stop controls the cycling degradation rate as well as the endurance failure in our devices. The degradation effects are quantitatively explained by an Arrhenius-driven distributed-energy model, and our results suggest that V reset and LRS resistance can serve as degradation monitor and endurance failure predictor for wear out leveling within the memory circuit.
A preliminary report of cycling degradation in HfO 2 RRAM was previously presented [17] . In this paper, we extend the previous report by elucidating the physical model for degradation based on the thermally activated defect generation mechanisms with distributed energy. We also evidence and support the capability to monitor degradation by tracking the reset voltage V reset or the LRS resistance R. This methodology may enable stress-aware methods to predict and anticipate device failure in the memory array.
II. EXPERIMENTAL SAMPLES AND SETUP
We characterized the RRAM devices consisting of a TiN bottom electrode, a Ti top electrode (TE) serving as an oxygen exchange layer, and an amorphous Si-doped HfO 2 switching layer [16] . The device size was 40 nm, and the HfO 2 thickness was 10 nm [16] . More details about the device stack in our samples can be found in [18] . As schematically shown in Fig. 1(a) , the 1T1R structure was used for on-chip control of the switching processes. The transistor size in our test
This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/ Fig. 1 . Schematic of (a) 1T1R structure of our samples and (b) measured I -V curve during one cycle indicating LRS, HRS, and the definition of parameters V set , V reset , I reset , and V stop . The pulsewidth was t P = 1 μs and the compliance current was I C = 50 μA.
structures was W/L = 3/1.45 μm, while the gate dielectric thickness was 15 nm. During the set transition, the current flowing in the RRAM element was limited to a maximum compliance current I C = 50 μA by proper tuning of the transistor gate voltage, thus allowing to control the size of the conductive filament (CF) [19] . The gate voltage was adjusted to a larger value during the reset pulse to minimize the transistor resistance for minimum voltage drop. The large gate voltage during reset also helped keeping the forward bias at the transistor substrate-drain junction low enough to prevent excessive diode current.
To conduct the cycling experiment, an arbitrary waveform generator was used to apply voltage pulses to the TE of the device and to the transistor gate, while the voltage (V ) and current (I ) during set and reset cycles were monitored in real time by a digital oscilloscope [16] . The transistor source was connected to ground during all experiments. The bipolar voltage pulses applied to the TE during one cycle include a positive triangular pulse of voltage (V TE = 2.4 V) for set transition, and a negative triangular pulse of voltage V stop for reset transition, resulting in a typical I -V curve as shown in Fig. 1(b) . In addition, positive and negative pulse with voltage (V TE = 0.5 and −0.5 V) were applied for reading the LRS and high-resistance state (HRS) after set and reset transition, respectively. The read voltage polarity was chosen to minimize possible disturbs to the programmed state. As the read voltage was much smaller than set/reset voltages, we expect no impact of the read condition (read voltage amplitude and polarity) on cycling and degradation. The pulsewidth t P was fixed to 1 μs for all applied pulses. The abrupt increase of current takes place at positive set voltage V set , indicating the formation of a CF in correspondence of the set transition from HRS to LRS. On the other hand, the filament was dissolved under negative voltage, as evidenced by a more gradual reset transition from LRS to HRS starting from the reset voltage V reset . The current in correspondence of the reset transition is referred to as the reset current I reset .
III. DEPENDENCE ON THE NUMBER OF CYCLES
We studied the degradation dependence on cycle number by the cycling experiments, where we monitored all I -V curves in real time. Fig. 2(a) shows the measured resistance R for LRS and HRS as a function of the number of cycles N C (a) Measured R for HRS and LRS and (b) median switching voltages V set and |V reset | as a function of N C . Endurance failure takes place at N C ≈ 2.5×10 4 due to the collapse of R window induced by negative set. LRS resistance, V set , and |V reset | all decrease with N C due to the cycling-induced degradation before failure. Fig. 3 . Cumulative distributions of (a) measured R for LRS resistance and (b) corresponding I reset at increasing N C . Note the distribution tails at low R and high I reset , which increase with cycling due to the device degradation.
for a typical cycling experiment at V stop = −1.85 V. Data in Fig. 2(a) refer to a single device at increasing cycles, although other samples showed the same qualitative behavior. The resistance window is about 10× between LRS and HRS until failure takes place at N C ≈ 2.5 × 10 4 . Failure appears as a sudden collapse of the LRS and HRS resistances to an intermediate state. In our previous work, we evidenced that failure is due to negative set, namely, a breakdown process taking place during the reset operation under negative voltage, where the resistance increases abruptly after reset [16] . Although other failure processes have been reported in the literature, such as stuck set and stuck reset states [14] , [20] , we always detected negative set as the failure event in our devices [16] . Even before failure, however, LRS resistance clearly decreases during the whole lifetime of the RRAM device, as evidenced by the median lines of R in Fig. 2(a) . On the other hand, HRS resistance remains approximately constant before failure. Fig. 2(b) shows the median V set and |V reset | as a function of N C : V set decreases from 1.65 to 1.45 V, while |V reset | decreases from 1.25 to 1.05 V.
To better understand the device degradation phenomena, we plot the cumulative distributions of LRS resistance at increasing N C in Fig. 3(a) . To guarantee a suitable statistical significance, each distribution contains the value measured within 10 3 switching cycles. For instance, for N C = 10 3 , we collected data from N C = 500 to N C = 1500. Similarly, for N C = 10 4 , we collected data from N C = 9500 to N C = 10 500. Results show that the median value of R decreases with N C , Measured and calculated I -V curves corresponding to cycles in (a) main part of the distribution and in (b) distribution tail of Fig. 3 and layout of the 1T1R structure evidencing the parasitic capacitance C P (c). Calculations (solid lines) agree well with the measured I -V curve (symbols). Cycles in the tail correspond to set at high V set inducing current overshoot and a resulting low R and high I reset .
as expected from Fig. 2(a) . Most importantly, distributions show increasing tails for increasing N C at low R, further supporting the device degradation. Fig. 3(b) shows the distributions of I reset for the same cycles of Fig. 3(a) : tails at high current occur in correspondence of low R tails, since a high I reset is needed to dissolve the relatively large CF in the low R tail. [19] . On the other hand, the tail I -V curve shows a larger V set , which is due to a deep HRS with high resistance, and a corresponding low R and high I reset as a result of the current overshoot. In particular, the relatively high V set causes a current overshoot, which results in a relatively low R and a correspondingly large I reset > I C . Although previous work has shown that much smaller overshoot effect can be attained in integrated 1T1R as opposed to the wirebonded 1T1R structures [21] , our data provide evidence for the overshoot effect in integrated 1T 1R at particularly high V set . The current overshoot in the distribution tail can be attributed to the parasitic capacitance C P [19] , [21] , [22] in the 1T 1R structure in Fig. 4 (c). Calculated I -V curves in Fig. 4 (a) and (b), which were obtained by an analytical model for set/reset processes [23] with C P = 30 fF, closely accounting for the measured characteristics. We estimate that about 90% of C P is due to the metal routing in our test structure, while the remaining 10% is contributed by the transistor. Note that data in Fig. 4 (b) do not allow to directly evaluate the overshoot current during set transition, because we measured the transistor current at the source side, which does not include the capacitance discharge current [see Fig. 4 (c)]. However, the overshoot current can be indirectly estimated by noting that I reset is roughly equal to the maximum current during set transition; thus, we can argue that the overshoot current is approximately 80 μA in Fig. 4 
(b).
To further support the above explanation of the tail behavior, Fig. 5 shows the correlation plot of the LRS resistance R as a function of V set for N C ≈ 2 × 10 4 . For the sake of clarity, Measured LRS resistance as a function of V set , providing a definition of V corner . As V set varies due to stochastic switching, R shows two different behaviors: for low V set (region A), set transition is controlled by I C ; thus, R remains independent of V set . At high V set (region B), the C P -induced current overshoot takes place (see Fig. 4 ) as a result of the high switching speed at high voltage, thus causing relatively low R and correspondingly high I reset .
only the average R is reported for each value of V set considering 1000 consecutive cycles of a single RRAM device. Here, V set and R were changing as a result of cycle-to-cycle variations, whereas N C and the corresponding degradation state of the device can be considered approximately constant. Two regions can be distinguished in the correlation plot, namely, region A at low V set and region B at relatively high V set . The resistance R in region A is approximately constant and equal to the value expected from the compliance current, namely, R ≈ V C /I C , where V C ≈ 1 V [19] as in the I -V curve of Fig. 4(a) . On the other hand, region B corresponds to the distribution tails of Fig. 3 , where R decreases with V set as a result of the parasitic overshoot. The LRS resistance in region B is controlled by the parasitic capacitance C P via the current overshoot as in Fig. 4(b) . In region A, due to the relatively small V set , the set transition takes place on a relatively long switching time t set ; thus, C P is discharged at relatively low current levels below the I C limit. Since t set exponentially decreases at increasing V set [24] , [25] , the set transition takes place within a relatively short time at high V set . In this time frame, the current for the set transition is readily supplied by the capacitance C P ; thus, the device current can easily exceed the compliance current I C . Current overshoot induces overgrowth of the CF, which is evidenced in the distribution tails at low R and high I reset in Fig. 3 . The difference between the regions A and B lies therefore in the different switching speed, which is slower than the RC time in A (t set > RC) and faster in B (t set < RC).
The different regimes in the R-V set correlation plot allow to define the corner voltage V corner , as the voltage marking the boundary between region A and B in Fig. 5 . The corner voltage can thus be defined as the voltage V set for which t set = RC P thus marking the onset of region B for V set > V corner . Based on its definition, V corner can be used as an additional monitor of the switching properties of the device and its degradation, similar to V set and V reset . Fig. 6(a) shows the average V set as a function of R for V stop = −1.85 V and increasing N C for a single RRAM device. As N C increases, At low N C , (a) CF size of normal switching is well controlled by I C in region A, while (b) relatively large CF is obtained by C P -induced overshoot in region B. As N C increases, (c) and (d) CF size in both region A and B, respectively, become larger because of the higher density of defects, e.g., oxygen vacancies, resulting in more migration paths and a correspondingly higher ion migration mobility.
R decreases in region A, consistently with Fig. 3(a) , while V corner decreases, thus causing the widening of region B. Fig. 6(b) shows V corner extracted from Fig. 6 (a) as a function of N C , compared with V set and V reset , all showing a decaying behavior with N C . Due to the decrease of V corner , the RRAM device becomes more subject to parasitic overshoot, which thus accounts for the increasing tails at low R in Fig. 3(a) . Since V corner corresponds to a constant switching time, the decrease of V corner provides evidence for the switching time becoming increasingly short at a given voltage with increasing N C , as also supported by the decay of V set and V reset . We thus conclude that cycling degradation leads to a faster switching time, which we attribute to an enhanced ion migration.
IV. PHYSICAL INTERPRETATION AND MODEL
The cycling degradation phenomena in Figs. 2-6 are interpreted in terms of the defect generation model shown in Fig. 7 . Initially, relatively few defects are present in the active CF area; thus, the CF remains relatively small in region A [ Fig. 7(a) ], and larger in region B [ Fig. 7(b) ] as a result of the capacitive current overshoot. During cycling, repeated set/reset pulses cause the generation of additional defects (e.g., oxygen vacancies), thus increasing the defect reservoir at the TE side. The higher concentration of oxygen vacancies in the CF active region also causes an enhanced ion mobility [26] . This can be interpreted as the high oxygen vacancy concentration causing enhanced oxygen self-diffusion and lower migration barrier, which can be attributed to the larger available free space for ion migration and the weakening of local oxygen-cation bonds [26] , [27] . As a result of the larger reservoir and higher mobility, the CF size after set transition in region A is increased after cycling in Fig. 7(c) , thanks to the lower value of V C , which reflects switching speed [19] . The larger CF in region A accounts for the decrease of R in Figs. 2(a) and 3(a) for LRS. In the presence of current overshoot at high V set , the enhanced switching speed and the consequent decrease of V corner result in even larger CF and lower R in the distribution tail in Fig. 7(d) .
To model the degradation effects after cycling, we attributed the cycling-enhanced ion mobility to a decrease of the energy barrier E A0 controlling defect migration under an applied voltage, as shown in Fig. 8(a) . Here, the energy barrier at a specific voltage is given by E A = E A0 − α qV, where E A0 is the zero-voltage energy barrier and α is the coefficient describing voltage-induced barrier lowering [19] . Fig. 8(b) shows the assumed dependence of E A0 on N C for a reference stop voltage V stop = −1.85 V: E A0 decreases from 1.22 eV around 2 × 10 3 cycles to 0.95 eV around 2.5 × 10 4 cycles close to the failure. By introducing the decreasing E A0 in our analytical switching model [23] , we simulated the I -V curves at increasing N C and extracted LRS resistance R, V set , and V reset from the simulated I -V curves. Fig. 9 shows the measured and calculated I -V curves for N C = 1 after forming process [ Fig. 9(a) ] and N C = 2 × 10 4 [ Fig. 9(b) ], indicating a decrease of V set and V reset at increasing N C . The model can account for the I -V curves and for its dependence on N C of the switching parameters, thus supporting our interpretation of enhanced ion migration in terms of decreased E A0 .
The analytical model also allows to calculate the correlation between LRS resistance and V set , which we obtained by repeating the simulation of the I -V curve at varying V set , Fig. 9 . Measured and calculated I -V curves for (a) N C = 1 and (b) 2×10 4 . Data indicate that cycling degradation causes a decrease of V set , V reset , and LRS resistance, the latter causing an increase of I reset . were obtained with a physics-based analytical model of RRAM [23] with E A0 given in Fig. 8(b) . which was changed by assuming different initial values of the gap length in the CF to mimic the statistical variability of HRS in Fig. 5 [23] . Fig. 10(a) shows the measured and calculated R as a function of V set at increasing N C for V stop = −1.85 V, indicating that the decreasing E A0 in our model can account for the decrease of V corner with cycling. Fig. 10(b) shows the measured and calculated switching parameters, namely, V corner , V set , |V reset |, and R as a function of N C for V stop = −1.85 V. Simulation results show that the model can well account for the decrease of the switching parameters with N C , confirming the picture of an enhanced ion migration rate induced by cycling, and supporting our model for the prediction of RRAM degradation during cycling.
To further support our interpretation of RRAM degradation, we measured V set and V reset at variable pulsewidth t P of the triangular set/reset pulse for increasing N C . Fig. 11(a) schematically shows the pulse shape adopted for the experiments, where the sequences of triangular set/reset pulses were applied, and t P was changed to monitor the sweep-rate dependence of the switching parameters. Fig. 11(b) shows the measured V set and |V reset | as a function of t P for increasing N C . Both set and reset voltages decrease with t P as a result of the timevoltage dependence of RRAM switching phenomena [19] . In addition, V set and |V reset | decrease with increasing N C due to degradation. Calculation results by our analytical model [23] in Fig. 11(c) show a similar dependence on t P and N C , thus further supporting the description of enhanced ion mobility by a decreased E A0 in Figs. 7 and 8 . 
V. DEPENDENCE ON V stop
Previous studies indicate that V stop , namely, the maximum voltage in the negative reset operation, plays an important role in controlling endurance lifetime [16] . As V stop is increased, the HRS increases, thus allowing to achieve a larger R window with less variability. On the other hand, the cycling endurance decreases with V stop as a result of the negative set failure taking place during the reset operation.
To study the impact of V stop on cycling-induced degradation, we analyzed the degradation of the switching parameters during cycling at various V stop . Fig. 12 shows the average values of |V reset | [ Fig. 12(a) N C ) , where the slope of the decay increases with |V stop |. We define the degradation rate as the derivative of data in Fig. 12(a) -(c) with respect to log(N C ). Fig. 12(d) reports the degradation rate for |V reset |, V corner , and R, showing that all the degradation rates increase with |V stop |. These results confirm the key role of V stop in controlling RRAM degradation and failure.
VI. MODELING OF V stop -DEPENDENT DEGRADATION
To account for the degradation process taking place over several decades of N C , we developed a model for the generation of defects with a distributed barrier E D , as shown in Fig. 13(a) . According to the model, defects are generated during set/reset cycling by a thermally activated process across multiple energy barriers with continuously distributed amplitude E D . The defects with small generation barrier E D [e.g., well 1 in Fig. 13(a) ] are generated initially in the cycling, while the defects with high E D [e.g., well 4 in Fig. 13(a) ] are generated after a large N C . In the model, the defect generation time τ obeys the Arrhenius law given by (1) where τ 0 is a preexponential constant (τ 0 = 1 μs), T is the local temperature in the CF region during set/reset, k is the Boltzmann constant, and E D is a generic energy barrier within uniform distribution in Fig. 13(a) . As N C increases, the global time in (1) increases, thus defects with relatively high energy E D start being generated because of the relationship between 
where t is the time measured during all the set/reset operations and τ is given by (1) . In fact, given the thermally activated process described in (1), only the time during set and reset is effective for defect generation. The local temperature in the CF region can be evaluated by the analytical Joule heating formula given by [29] 
where T 0 is the room temperature (300 K in our experiments) and α is a coefficient proportional to the ratio between effective thermal and electrical resistance in the CF region [16] . Local Joule heating during the set and reset processes accelerates the Arrhenius-driven defect generation. In particular, as |V stop | increases, T increases during reset, thus accounting for the role of V stop in controlling the degradation rate. It should be noted that V stop also causes a deeper HRS at the end of the reset operation, thus causing a relatively large V set in the following set process [16] . The larger V set causes a larger T during the set process, which also might induce more degradation based on (1)- (3). This highlights the role of V stop in inducing higher local T both directly during the reset process, and indirectly during the set process. Fig. 13(b) shows the calculated g(E D ) at increasing N C for V stop = −1.65 V, obtained by the model in (1)-(3) . In the calculation, we integrated (2) to evaluate g(E D ) during all the set/reset cycles at variable V . Simulation results in Fig. 13(b) show that the defects at small E D are first generated at small N C , followed by the defects at high E D for large N C . By integrating the defect distribution g(E D ), one gets the total defect density G, given by
where g(E D ) is integrated over the whole E D -axis. The function G yields a figure of merit for the overall degradation in the CF region, and was assumed to be correlated with the value of E A0 dictating the energy barrier for defect migration during the set and reset processes. Fig. 13(c) shows the assumed piecewise-linear E A0 − G correlation, which is based on the idea that a large value of G reflects a large degradation and large defect density in the CF area, thus corresponding to a relatively high ion mobility with low E A0 . Fig. 13(d) shows the calculated E A0 as a function of N C at increasing |V stop |, obtained by (1)-(4). As |V stop | increases, E A0 decreases with increasingly steep slope, evidencing a faster degradation rate. By using the resulting E A0 obtained from the model in (1)- (4), one can calculate the I -V curve for the RRAM device at any degradation condition, namely, an arbitrary N C and V stop . For any value of E A0 , corresponding to a specific degradation state from Fig. 13 , we performed simulations by using our analytical model for the set/reset processes [23] . By using this methodology, we calculated the switching parameters as a function of N C . Fig. 12 shows the calculated |V reset | [ Fig. 12(a) ], |V reset | [ Fig. 12(b) ], and LRS resistance [ Fig. 12(c) ] as a function of N C at increasing |V stop |. Fig. 12(d) shows the corresponding degradation rates for all the parameters. Fig. 14 shows the correlation plot of measured and calculated V set and |V reset | as a function of V corner , where data and calculations were extracted from Fig. 12 ; results indicate a strong correlation among the switching parameters, irrespective of N C and V stop during degradation. Such a strong correlation supports our description of the degradation state in terms of a single parameter, namely, E A0 or equivalently G, in Fig. 13(d) . In other words, the degraded state of the device can be described uniquely by the value of E A0 , irrespective of specific N C and V stop . These results support the accuracy of our model in predicting degradation of the I -V curves in RRAM after cycling.
VII. DEGRADATION AND FAILURE MONITORS
Our results reveal that the RRAM switching parameters can be used as monitors of degradation, thus allowing to predict and anticipate device failure. To confirm this picture, Fig. 15 shows the initial (N C = 1) and final values of |V reset | [ Fig. 15(a) ] and R [ Fig. 15(b) ] as a function of |V stop |. For instance, |V reset | in Fig. 15(a) is around 1.25 V initially (N C = 1), while its final value approaches 1.1 V at the end of device lifetime, i.e., just before endurance failure. Note that the endurance lifetime N C,fail changes by several decades by varying V stop [16] . Despite this dramatic dependence of lifetime on V stop , the critical values of V reset and R do not show any significant variation, suggesting that the degradation state is approximately the same just before failure. Endurance failure can thus be considered as one of the degradation state along with other states in Fig. 12 . By considering the I -V curve at any particular state of the device, one can thus anticipate how far the device is from the end of lifetime, without keeping track of the number of cycles and the value of V stop . The latter, in particular, might change randomly from cycle-to-cycle if program-verify techniques are used, thus making indirect estimation of degradation quite difficult. The direct evaluation of one or more device switching parameters, e.g., V reset , allows instead to anticipate device failure to distribute cycling for wear leveling in the memory array. For instance, V reset and/or R could be monitored within one array block, where cells undergo a similar workload, for the purpose of monitoring average degradation and organize wear out leveling within the memory system. Similar systemlevel management algorithms are in fact becoming essential to maximize flash memory reliability, e.g., in solid-state drives [30] , [31] .
As a practical example of estimating the current endurance, we first note that |V reset | decreases linearly with log(t) between N C0 = 2 × 10 3 and failure in Fig. 12(a) . Thus, given V reset at one specific point in life, we can evaluate the current cycle count as
where V reset,i is the initial value of V reset , V reset, f is the final value of V reset , and N C,fail is the expected endurance lifetime, which depends on V stop . Therefore, knowing the average operating V stop for one particular product/operation, one can evaluate the average endurance lifetime N C,fail , thus allowing to estimate the cycle count from (5). For instance, considering V reset,i = −1.25 V and V reset, f = −1.1 V in Fig. 12(a) , and assuming V stop = −1.75 V and V reset = −1.17 V, we obtain N C0 = 2 × 10 4 from (5), in good agreement with the linear fitting of V reset in Fig. 12(a) . This supports the ability to estimate degradation in RRAM devices based on the value of the switching parameters.
VIII. CONCLUSION
This paper addresses the cycling-induced degradation of RRAM devices and a new model to predict degradation effects as a function of the cycling conditions. We evidence that cycling degradation causes the decrease of V set , V reset , V corner , and LRS resistance, as a result of an enhanced ion migration with reduced energy barrier E A0 . We show that the degradation rate increases with V stop , which is consistent with previous results showing that endurance lifetime is controlled by V stop . A distributed-energy Arrhenius model was introduced to model the V stop -driven degradation kinetics. This paper indicates that device degradation and endurance failure can be predicted by monitoring the switching parameters during cycling. He has authored nine papers on peer-reviewed journals and has given talks in various international conferences (IEDM, VLSI, and MRS). His current research interests include electrical characterization, modeling, and neuromorphic computing of resistive switching memories (RRAM and PCM).
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